Skip to content

Flexible and High-Quality VHDL programming

  • Home
  • About
  • Home
  • About

March 2017

Developing design: moving average filter. Part 1 – introduction.

  • by pwkolas
  • March 10, 2017December 29, 2019
  • MAF, Projects

I wanted to briefly describe main steps which should be taken to correctly implement designs in VHDL (but of course it works for any other languages). As an example I chose simple moving average filter. The purpose is not to build something difficult, but to show how to build working, well-tested designs.

What are these steps?

Read More »Developing design: moving average filter. Part 1 – introduction.

Tags

Altera Architecture Array ASCII Char Component Configuration Counter D Flip-Flop Entity Files For Loop Function Generic HEX HighAttribute If Statement Length Log2 Matlab Modelsim Moving Average Filter Package Ports Procedure Process Read Registers Resize Simulation Square root Synchronous logic Testbench TextIO Unconstrained Wait Write Xilinx

Recent Posts

  • Square Root. Part 3 – summary.
  • Square Root. Part 2 – pipelined version.
  • Square Root. Part 1 – iterative version.
  • Array – basics
  • Attribute LENGTH

Archives

  • April 2020
  • February 2020
  • October 2019
  • May 2018
  • November 2017
  • October 2017
  • September 2017
  • August 2017
  • July 2017
  • May 2017
  • April 2017
  • March 2017
  • February 2017
  • September 2016
  • August 2016
  • July 2016
  • June 2016

Neve | Powered by WordPress